

<b>Notice of References Cited</b>	Application/Control No. 10/783,181	Applicant(s)/Patent Under Reexamination CORR, WILLIAM E.	
	Examiner Hal D Wachsman	Art Unit 2857	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,553,545	04-2003	Stinson et al.	716/4
	B	US-6,532,574	03-2003	Durham et al.	716/6
	C	US-6,349,067	02-2002	Hsu et al.	365/206
	D	US-6,480,986	11-2002	Richer, Jean-Michel	716/4
	E	US-6,732,339	05-2004	Savithri et al.	716/4
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Yamashita et al., "On-chip interconnect evaluation on delay time increase by crosstalk", 5-8 Dec. 1999, International Electron Devices Meeting, 1999, IEDM Technical Digest, IEEE, pages 631-634.			
	V				
	W				
	X				

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.